Figure 1 shows the simplest single order Δ∑ modulator block. It comprises a summing node, integrator and comparator. The comparator’s output feeds a 1-bit DAC that closes the modulator’s feedback loop ...