Abstract: Transistor scaling enabled by gate length scaling requires EOT scaling to less than 1 nm thickness [1]. This work successfully integrates Hf-based ALD higher-k dielectrics with CVD-grown ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results