A 32-bit VHDL processor with 26 instructions, including jumps, branches, and function calls. Implementing an FSM for execution control and testing using Quartus and ModelSim.

This project implements a UART receiver using a Finite State Machine (FSM) architecture. The design includes various components such as counters, a demultiplexer, and state transitions to properly ...